

FIG. 1




FIG. 2




FIG. 3




FIG. 5




FIG. 6B

FIG. 6A




FIG. 7




FIG. 8




FIG. 9




FIG. 10B




FIG. 10A




FIG. 11




FIG. 12





FIG. 13






FIG. 15A




FIG. 16 is a block diagram of a system 1600 for processing a stream of data. The system 1600 includes a data source 1602, a data processor 1604, and a data output 1606. The data source 1602 provides data to the data processor 1604, which processes the data and outputs the processed data to the data output 1606. The data processor 1604 may include one or more processing units, such as a microprocessor, a digital signal processor, or a field-programmable gate array (FPGA). The data output 1606 may be a storage device, a network interface, or a display device.

1600




FIG. 16




FIG. 17A

FIG. 17B




FIG. 18A

FIG. 18B




FIG. 19A




FIG. 19B




FIG. 19C




FIG. 19D

1910

	scramble
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

FIG. 19E








FIG. 20

2100A



2100B








FIG. 23

FIG. 24





FIG. 25






FIG. 26